This listing of claims will replace all prior versions, and listings, of claims in the

application:

Listing of Claims:

1. (Currently Amended) A method of ordering program code in a computer

memory, the method comprising:

selecting an ordering from among a plurality of orderings for a plurality of

program code segments using a heuristic algorithm, wherein the heuristic algorithm

comprises a simulated annealing algorithm, wherein selecting the ordering using

the heuristic algorithm includes testing a subset of the plurality of orderings, and

wherein testing the subset of the plurality of orderings includes, for each ordering in

the subset, calculating a cost for such ordering based upon cache miss rates for such

ordering, and randomly selecting a different ordering after testing an ordering from

the subset of orderings; and

ordering the plurality of program code segments in a memory of a computer using

the selected ordering.

2. (Original) The method of claim 1, wherein the heuristic algorithm is configured

to minimize cache misses in the computer.

3.-5. (Canceled).

6. (Currently Amended) The method of claim 1.5, wherein calculating the cost for

each ordering comprises calculating a plurality of hits/reference values, misses/address

values, and misses/entry values.

7. (Canceled).

8. (Currently Amended) The method of claim $\underline{1}$ 7, wherein randomly selecting the

different ordering comprises swapping two program code segments in a previous ordering.

Page 2 of 12 Application No. 1

Application No. 10/697,491 Reply to Office Action of March 22, 2007 IBM Docket ROC920030025US1 9. (Original) The method of claim 8, wherein the program code segments each

comprise a module, and wherein randomly selecting the different ordering further

comprises constraining selection of the two program code segments to modules in the same

replaceable unit destination.

10. (Currently Amended) The method of claim 1 3, wherein selecting an ordering

from among the plurality of orderings comprises testing a subset of orderings at each of a

plurality of temperature values.

11. (Original) The method of claim 10, wherein selecting an ordering from among

the plurality of orderings further comprises testing a subset of orderings at each

temperature value.

12. (Original) The method of claim 11, wherein selecting an ordering from among

the plurality of orderings further comprises accepting a change to an ordering if a

calculated cost for such ordering is lower than that of a working ordering.

13. (Original) The method of claim 11, wherein selecting an ordering from among

the plurality of orderings further comprises randomly accepting a change to an ordering

even if the calculated cost for such ordering is not lower than that of the working ordering.

14. (Original) The method of claim 11, wherein selecting an ordering from among

the plurality of orderings further comprises prematurely halting the testing of orderings

based upon a halt criterion.

15. (Original) The method of claim 1, wherein the program code segments each

comprise a module from an operating system kernel.

16. (Original) The method of claim 15, wherein each module comprises a high use module, and wherein selecting the ordering from among a plurality of orderings comprises generating a high use module list.

17. (Currently Amended) An apparatus, comprising:

a processor; and

first program code configured to be executed by the processor to optimize execution of second program code in a computer of the type including a multi-level memory architecture by using a heuristic algorithm to select an ordering from among a plurality of orderings for a plurality of program code segments in the second program code, wherein the heuristic algorithm comprises a simulated annealing algorithm, wherein the first program code is configured to select the ordering using the heuristic algorithm by testing a subset of the plurality of orderings, wherein the first program code is configured to test the subset of the plurality of orderings by, for each ordering in the subset, calculating a cost for such ordering based upon cache miss rates for such ordering, and wherein the first program code is configured to test the subset of orderings by randomly selecting a different ordering after testing an ordering from the subset of orderings.

18. (Original) The apparatus of claim 17, wherein the heuristic algorithm is configured to minimize cache misses in the computer.

19.-21. (Canceled).

22. (Currently Amended) The apparatus of claim <u>17</u> 21, wherein the first program code is configured to randomly select the different ordering by swapping two program code segments in a previous ordering.

23. (Previously Presented) The apparatus of claim 22, wherein the program code segments each comprise a module, and wherein the first program code is configured to

randomly select the different ordering by constraining selection of the two program code

segments to modules in the same replaceable unit destination.

24. (Currently Amended) The apparatus of claim 17 49, wherein the first program

code is configured to select an ordering from among the plurality of orderings by testing a

subset of orderings at each of a plurality of temperature values, and testing a subset of

orderings at each temperature value.

25. (Previously Presented) The apparatus of claim 24, wherein the first program

code is configured to select an ordering from among the plurality of orderings by accepting

a change to an ordering if a calculated cost for such ordering is lower than that of a

working ordering.

26. (Previously Presented) The apparatus of claim 25, wherein the first program

code is configured to select an ordering from among the plurality of orderings by randomly

accepting a change to an ordering even if the calculated cost for such ordering is not lower

than that of the working ordering.

27. (Previously Presented) The apparatus of claim 17, wherein the first program

code is configured to select an ordering from among the plurality of orderings by

prematurely halting the testing of orderings based upon a halt criterion.

28. (Original) The apparatus of claim 17, wherein the program code segments each

comprise a module from an operating system kernel.

29. (Previously Presented) The apparatus of claim 28, wherein each module

comprises a high use module, and wherein the first program code is configured to select the

ordering from among a plurality of orderings by generating a high use module list.

Page 5 of 12

30. (Currently Amended) A program product, comprising:

first program code configured to optimize execution of second program code in a computer of the type including a multi-level memory architecture by using a heuristic algorithm to select an ordering from among a plurality of orderings for a plurality of program code segments in the second program code, wherein the heuristic algorithm comprises a simulated annealing algorithm, wherein the first program code is configured to select the ordering using the heuristic algorithm by testing a subset of the plurality of orderings, wherein the first program code is configured to test the subset of the plurality of orderings by, for each ordering in the subset, calculating a cost for such ordering based upon cache miss rates for such ordering, and wherein the first program code is configured to test the subset of orderings by randomly selecting a different ordering after testing an ordering from the subset of orderings; and

a physical <u>recordable</u> computer readable medium bearing the first program code.

31. (Canceled).